

Fig.1







Fig.3



www.b3b3.com

Fig.4




Fig.5A

ODD FIELD




Fig.5B

EVEN FIELD




Fig.6A




Fig.6B





Fig.7




[illegible]



Fig.9





Fig.10



U.S. PAT. 4,000,000

Fig.11A




Fig.11B




Fig.11C




Fig.11D




Fig.11E




Fig.11F




Fig.11G





Fig.11H



The diagram shows a 1-bit DAC circuit. It consists of a resistor ladder with three resistors connected to an input voltage  $V_{in}$ . The nodes between the resistors are connected to a switch array labeled 'SA'. The output of the switch array is connected to a load capacitor  $C$ , which is grounded. The output voltage is labeled  $V_{out}$ . The resistor ladder is labeled 'RA'.

Fig.11L




Fig.11M




Fig.11N




Fig.11O




Fig.11P




Fig.12




Fig.13







Fig.14



```
graph TD; A[ ] --> B[SELECT TWO SETS OF THE OUTPUT DEVICES AND DRIVE CIRCUITS HAVING A SAME SUM OF THE DELAY TIMES, AND SET THEM AS FIRST AND THIRD OUTPUT DEVICES AND DRIVE CIRCUITS]; B --> C[SELECT TWO SETS OF THE OUTPUT DEVICES AND DRIVE CIRCUITS HAVING A SAME SUM OF THE DELAY TIMES, AND SET THEM AS SECOND AND FOURTH OUTPUT DEVICES AND DRIVE CIRCUITS]; C --> D([END]);
```

The flowchart for the second embodiment consists of three main steps connected by downward arrows. The first step, labeled 141, is a rectangular box containing the text: "SELECT TWO SETS OF THE OUTPUT DEVICES AND DRIVE CIRCUITS HAVING A SAME SUM OF THE DELAY TIMES, AND SET THEM AS FIRST AND THIRD OUTPUT DEVICES AND DRIVE CIRCUITS". The second step, labeled 142, is another rectangular box containing the text: "SELECT TWO SETS OF THE OUTPUT DEVICES AND DRIVE CIRCUITS HAVING A SAME SUM OF THE DELAY TIMES, AND SET THEM AS SECOND AND FOURTH OUTPUT DEVICES AND DRIVE CIRCUITS". The final step is an oval labeled "END".

Fig.16

